This Annex outlines a model for calculating signal delay in programme contribution loops and outlines system design guidelines and operational practices which can be used to minimize the loop delay, minimize the programme degradation arising from loop del