This document specifies a high performance backplane bus for use in microcomputer systems that employ single or multiple microprocessors. The bus supports 4 sub-buses: Data Transfer Bus, Priority Interrupt Bus, Arbitration Bus and Utility Bus. Data transfer is supported for 8-, 16- and 32-bits data using asynchronous and fully handshaken protocols.#,,#