This JEDEC Standard defines a minimum set of macrocell standards for CMOS
gate arrays. A total of 41 macrocell types are addressed, all of which are
commonly used by gate array designers to implement Application Specific
Integrated Circuits. The logic types covered include