The equipment is designed to measure the error performance on circuits operating at bit rates as defined in Q 3. The measurement is based on the direct comparison of specified test patterns which are transmitted through the circuit under test, with identical patterns generated at the receive side. Synchronous and asynchronous operation shall be possible.