This standard defines a set of modeling rules for writing Verilog HDL descriptions for synthesis. Adher-ence to these rules guarantees the interoperability of Verilog HDL descriptions between register-transfer level synthesis tools that comply to this standard. The standard defines how the semantics of Verilog HDL are used, for example, to describe level- and edge-sensitive logic. It also describes the syntax of the language with reference to what shall be supported and what shall not be supported for interoperability.
Use of this standard will enhance the portability of Verilog-HDL-based designs across synthesis tools con-forming to this standard. In addition, it will minimize the potential for functional mismatch that may occur between the RTL model and the synthesized netlist.