DS/EN 61523-1-2002

Delay and power calculation standards - Part 1: Integrated circuit delay and power calculation systems


 

 

非常抱歉,我们暂时无法提供预览,您可以试试: 免费下载 DS/EN 61523-1-2002 前三页,或者稍后再访问。

如果您需要购买此标准的全文,请联系:

点击下载后,生成下载文件时间比较长,请耐心等待......

 

标准号
DS/EN 61523-1-2002
发布日期
2002年08月09日
实施日期
2002年07月09日
废止日期
国际标准分类号
35.240.50
发布单位
DK-DS
适用范围
As stated in the introduction, the scope of the DPCS standard is to make it possible for integrated circuit designers to analyze chip timing and power consistently across a broad set of EDA applications, for integrated circuit vendors to express timing and power information once (for a given technology), and for EDA vendors to meet their application performance and capacity needs. The intended use for these standards is integrated circuit timing and power. The standard may be applied to both unit logic cells supplied by the integrated circuit vendor and logical macros defined by the integrated circuit designer. Although this specification is written towards

DS/EN 61523-1-2002系列标准





Copyright ©2007-2022 ANTPEDIA, All Rights Reserved
京ICP备07018254号 京公网安备1101085018 电信与信息服务业务经营许可证:京ICP证110310号