PAS 62326-14-2010

Printed boards – Part 14: Device embedded substrate – Terminology eliability/design guide (Edition 1.0)


 

 

非常抱歉,我们暂时无法提供预览,您可以试试: 免费下载 PAS 62326-14-2010 前三页,或者稍后再访问。

如果您需要购买此标准的全文,请联系:

点击下载后,生成下载文件时间比较长,请耐心等待......

 

标准号
PAS 62326-14-2010
发布日期
2010年09月01日
实施日期
2015年02月05日
废止日期
中国标准分类号
/
国际标准分类号
/
发布单位
IEC - International Electrotechnical Commission
引用标准
66
适用范围
This PAS is applicable to device embedded substrates fabricated by embedding discrete active and passive electronic devices into an inner layer of a substrate with electric connections by vias@ conductor plating@ conductive paste@ and printing. The device embedded substrate may be used as a substrate to mount SMDs to form electronic circuits@ as conductor and insulator layers may be formed after embedding electronic devices. The purpose of this PAS is to obtain common understanding in design@ fabrication and use of device embedded substrates in the industry. This PAS describes the substrate embedding devices including but not limited to module@ integrated passive device (IPD)@ microelectrochemical systems (MEMS)@ discrete component formed in the fabrication process of the electronic wiring board@ and sheet form component. Figure 1 shows examples of device embedding in the fabrication process of the device embedded substrate. Active and passive devices are connected to each other by interlayer vias and/or conductor patterns. Insulating layers are formed using insulating materials with vias for the connection of inside conductor patterns to the conductor patterns formed on the surface(s) of the substrate. Figure 2 shows the substrate with connections using pads@ and Figure 3 shows the board using via connections. The insulating layer includes rigid and flexible insulating resins such as phenol resin@ epoxy resin@ polyimide resin and modified polyimide resin@ which are reinforced with glass cloth@ aramid cloth or paper; and resins without reinforcement. Interconnections to the input and output terminals to the embedded device and the surface conductor pattern include conventional interconnection of the terminals of the embedded device to an interconnecting land for SMD@ and formation of terminals on the surface of an embedded device by copper plating or vias using conductive paste. This PAS does not specify the fabrication process of device embedded substrates@ via diameter/via land diameter@ conductor width/conductor spacing nor conductor line density.




Copyright ©2007-2022 ANTPEDIA, All Rights Reserved
京ICP备07018254号 京公网安备1101085018 电信与信息服务业务经营许可证:京ICP证110310号