The present document specifies a key ladder block for implementation in a content receiver's chipset. The key ladder block comprises a key ladder for securing the transport of control words to the chipset and an authentication mechanism. The present document also specifies aspects of the personalization of a compliant chipset. The present document is intended for use by chipset manufacturers.