JEDEC JESD82-24.01-2023
用于 DDR2 RDIMM 应用的具有奇偶校验的 SSTUB32865 28 位 1:2 寄存缓冲器的定义

DEFINITION OF the SSTUB32865 28-bit 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

标准号

JEDEC JESD82-24.01-2023

发布

2023年

发布单位

/

 

 

适用范围

This standard defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the SSTUB32865 registered buffer with parity for 2 rank by 4 or similar high density DDR2 RDIMM applications. The SSTUB32865 is identical in functionality to the SSTU32865 but specifies tighter timing characteristics and a higher application frequency of up to 410 MHz.

JEDEC JESD82-24.01-2023相似标准