This standard defines standard specifications of dc interface parameters, switching parameters, and test
loading for definition of the SSTUB32865 registered buffer with parity for 2 rank by 4 or similar highdensity
DDR2 RDIMM applications. The SSTUB32865 is identical in functionality to the SSTU32865
but specifies tighter timing characteristics and a higher application frequency of up to 410MHz.