Objectives of this standard The intent of this standard is to serve as a complete specification of the Verilog ? Hardware Description Language (HDL). This document contains ?? The formal syntax and semantics of all Verilog HDL constructs ?? The formal syntax and semantics of Standard Delay Format (SDF) constructs ?? Simulation system tasks and functions@ such as text output display commands ?? Compiler directives@ such as text substitution macros and simulation time scaling ?? The Programming Language Interface (PLI) binding mechanism ?? The formal syntax and semantics of access routines@ task/function routines@ and Verilog procedural interface routines ?? Informative usage examples ?? Informative delay model for SDF ?? Listings of header files for PLI
1364-2004由IEEE - The Institute of Electrical and Electronics Engineers@ Inc. 发布于 2004-10-01,并于 2005-01-17 实施。
非常抱歉,我们暂时无法提供预览,您可以试试: 免费下载 1364-2004 前三页,或者稍后再访问。
点击下载后,生成下载文件时间比较长,请耐心等待......
Copyright ©2007-2022 ANTPEDIA, All Rights Reserved
京ICP备07018254号 京公网安备1101085018 电信与信息服务业务经营许可证:京ICP证110310号